Skip to main content Skip to main navigation

Publications

Displaying results 1171 to 1180 of 14726.
  1. Simranjeet Singh; Chandan Jha; Ankit Bende; Phrangboklang Lyngton Thangkhiew; Vikas Rana; Sachin Patkar; Rolf Drechsler; Farhad Merchant

    Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style

    In: IEEE Embedded Systems Letters (ESL), IEEE, 2023.

  2. André Zenner; Kristin Ullmann; Chiara Karr; Oscar Ariza; Antonio Krüger

    The Staircase Procedure Toolkit: Psychophysical Detection Threshold Experiments Made Easy

    In: Proceedings of the 29th ACM Symposium on Virtual Reality Software and Technology. ACM Symposium on Virtual Reality Software and Technology (VRST-2023), October 9-11, Christchurch, New Zealand, VRST '23, ISBN 9798400703287, Association for Computing Machinery, 10/2023.

  3. André Zenner; Chiara Karr; Martin Feick; Oscar Ariza; Antonio Krüger

    The Detectability of Saccadic Hand Offset in Virtual Reality

    In: Proceedings of the 29th ACM Symposium on Virtual Reality Software and Technology. ACM Symposium on Virtual Reality Software and Technology (VRST-2023), October 9-11, Christchurch, New Zealand, VRST '23, ISBN 9798400703287, Association for Computing Machinery, 10/2023.

  4. Oscar Ariza; Felix Steiner; André Zenner; Frank Steinicke

    Audio-Based Vibrotactile Feedback in Multimodal VR Interactions

    In: Proceedings of the 29th ACM Symposium on Virtual Reality Software and Technology. ACM Symposium on Virtual Reality Software and Technology (VRST-2023), October 9-11, Christchurch, New Zealand, VRST '23, ISBN 9798400703287, Association for Computing Machinery, 10/2023.

  5. Dynamic Realization of Multiple Control Toffoli Gate

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2024), March 25 - February 27, Valencia, Spain, 2024.

  6. Complete and Efficient Verification for a RISC-V Processor using Formal Verification

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2024), March 25-27, Valencia, Spain, 2024.

  7. In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures

    In: 37th International Conference on VLSI Design (VLSID). International Conference on VLSI Design (VLSID-2024), Kolkata, India, 1/2024.

  8. Ankit Bende; Simranjeet Singh; Chandan Jha; Tim Kemper; Felix Cüppers; Christopher Bengel; Andre Zambanini; Dennis Nielinger; Sachin Patkar; Rolf Drechsler; Rainer Waser; Farhad Merchant; Vikas Rana

    Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array

    In: 37 International Conference on VLSI Design (VLSID). International Conference on VLSI Design (VLSID-2024), Kolkata, India, 2024.

  9. Chandan Jha; Sallar Ahmadi-Pour; Rolf Drechsler

    Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic

    In: 37th International Conference on VLSI Design (VLSID). International Conference on VLSI Design (VLSID-2024), Kolkata, India, 2024.

  10. Measuring Spurious Correlation in Classification: ``Clever Hans'' in Translationese

    In: Ruslan Mitkov; Galia Angelova (Hrsg.). Proceedings of the 14th International Conference on Recent Advances in Natural Language Processing. International Conference on Recent Advances in Natural Language Processing (RANLP-2023), Varna, Bulgaria, Pages 196-206, INCOMA Ltd., Shoumen, Bulgaria, 2023.