Skip to main content Skip to main navigation

Project

CONVERS

Design Automation Tool for Complex Electronic Systems

Design Automation Tool for Complex Electronic Systems

  • Duration:
  • Research Topics
    Other
  • Application fields
    Other

In order to design systems efficiently, the correct and safe functioning of the entire system has to be ensured as early as possible in the design phase. In addition it is necessary to consider both, analog and digital system behavior. A particular challenge here is the efficient generation of not pure random inputs for the system using so-called constraints. Constraints allow to automatically generate a lot of application scenarios which can be tested. In the project, new methods are developed that allow the use of constraints in the context of the Universal Verification Methodolgy (UVM) to verify mixed analog-digital systems.

In the domain of automotive electronics (e.g. driver assistance systems, autonomous driving), industrial automation, medical technology and Internet-of-Things, a tremendous increase in the complexity of the overall system can be observed. In addition, these systems consist of both analog and digital components (Analog Mixed Signal, AMS). In the development of the next-generation AMS systems, Virtual Prototypes (VPs) are increasingly used. Essentially, a VP is a simulation model of the system to be created in form of a computer program. This model represents the starting point of the system development. However, the development time of a system is increasingly dominated by verification, i.e., to check whether the system behaves according to its specification.

Goal of the Project

DFKI is therefore researching and developing new automated verification methods based on Constrained Random Verification (CRV). These methods represent the state of the art for digital systems. The new methods allow the project partner COSEDA Technologies GmbH to extend the design environment COSIDE to a verification tool. The new verification methods are developed in accordance to the Universal Verification Methodology (UVM).

Partners

  • COSEDA Technologies GmbH (Konsortialführer)

Sponsors

BMBF - Federal Ministry of Education and Research

16ES0656

BMBF - Federal Ministry of Education and Research

Images

Publications about the project

Muhammad Hassan; Daniel Große; Ahmad Asghar; Rolf Drechsler

In: 32. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2020). GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ-2020), February 16-18, Stuttgart, Germany, 2020.

To the publication

Muhammad Hassan; Daniel Große; Hoang M. Le; Rolf Drechsler

In: Design, Automation and Test in Europe (DATE). Design, Automation & Test in Europe (DATE-2019), March 25-29, Florence, Italy, 2019.

To the publication

Mehran Goli; Muhammad Hassan; Daniel Große; Rolf Drechsler

In: 29th ACM Great Lakes Symposium on VLSI (GLSVLSI). ACM Great Lakes Symposium on VLSI (GLSVLSI-2019), May 9-11, Washington, DC, USA, 2019.

To the publication